We deposited ZrO 2 thin films by atomic-layer deposition ͑ALD͒ using zirconium tertiary-butoxide ͓Zr(t-OC 4 H 9 ) 4 , ͑ZTB͔͒ and H 2 O source gases on Si substrates at low temperatures. We grew ZrO 2 films layer by layer in a temperature range of 175-250°C to minimize surface roughness. The deposited ZrO 2 film thickness had self-limiting properties with the exposure time of ZTB and vapor pressures of ZTB and H 2 O. The deposition rate per cycle was independent of the vapor pressure of ZTB from 0.01 kPa to 0.04 kPa. Transmission electron microscopy revealed that the formation of an SiO x interfacial layer could be suppressed by using an ALD ZrO 2 /ALD Si-nitride ͑ϳ0.5 nm͒ stack structure. We found the fixed charge, interface trap density, and leakage current density in the ALD ZrO 2 /ALD Si-nitride stack dielectrics to be less than those in ALD ZrO 2 dielectrics. In spite of the same equivalent oxide thickness of 1.6 nm, the relative dielectric constant r ͑11.5͒ of the ALD ZrO 2 /ALD Si-nitride stack capacitor was higher than that ͑10.5͒ of the ALD ZrO 2 capacitor due to the suppression of formation of the interfacial SiO x layer ͑1.0-1.5 nm͒ by an ultrathin ALD Si nitride ͑ϳ0.5 nm͒. The current conduction mechanism is identified as direct tunneling of electron except at very low dielectric fields. Comparing structural and electrical properties, ALD ZrO 2 /ALD Si-nitride stack dielectrics are promising candidates for sub-0.1-m metal-oxide-semiconductor field-effect transistors.
I. INTRODUCTION
The aggressive scaling down of conventional SiO 2 films in sub-0.1-m metal-oxide-semiconductor ͑MOS͒ fieldeffect-transistors is reaching its limit from the viewpoint of gate leakage current. Various high-k ͑relative dielectric constant͒ gate dielectrics (HfO 2 , ZrO 2 , Al 2 O 3 , La 2 O 3 etc.͒ have been investigated over the last several years as a possible replacement for SiO 2 to suppress the leakage current. [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] The matter is still being debated and consensus has not yet been reached. One of the most promising candidates to replace SiO 2 is ZrO 2 , due to its high relative dielectric constant ( r ϭ20-25), 4 thermodynamic stability in contact with Si, 5 large energy band gap ͑5.2 eV͒, 6 and small lattice mismatch of 2.1% with Si ͑100͒. 4 Various methods have been proposed to form ZrO 2 gate dielectrics, such as sputtering 7, 8 and chemical vapor deposition. 6, 9 Recently, the use of self-limiting atomic-layer deposition ͑ALD͒ has been accelerating because it offers significant benefits in the fabrication of various gate dielectrics in terms of film uniformity, thickness control in the thin region, and low thermal budget. 14 -18 To date, in the ALD of ZrO 2 gate dielectrics, alternating exposures of ZrCl 4 and H 2 O gases have mainly been applied. 10, 19 However, in ALD using these source gases, ZrO 2 exhibits islandlike growth when deposited directly on Si. 10 There is also a risk of Cl contamination and particle adhesion to the substrate surface because ZrCl 4 is in a solid state at room temperature.
Zirconium tertiary-butoxide ͓Zr(t-OC 4 H 9 ) 4 , ͑ZTB͔͒ is an alternative Zr precursor with the highest vapor pressure, allowing evaporation at low temperature. However, only a few reports 20 have been published regarding the ALD of ZrO 2 using ZTB as a gas source. In particular, the growth in the ultrathin region has not yet been examined. Recently, we have preliminarily reported 21 the formation of an ultrathin ZrO 2 layer by ALD using ZTB and H 2 O as source gases. Also, we have formed an ultrathin Si nitride layer by ALD between ZrO 2 and a Si substrate and found that it acts as an effective barrier against oxygen indiffusion from transmission electron microscopy ͑TEM͒ measurement. Without the barrier layer, an interfacial SiO x layer, which has a smaller dielectric constant than that of HfO 2 ͑ZrO 2 ) , is formed between ZrO 2 and the Si substrate during film deposition in an oxygen ambient or oxygen-containing precursor ambient due to the oxygen indiffusion. 9, 10 This reduces the overall dielectric constant, and increases the equivalent oxide thickness ͑EOT͒. It has already been reported that a stack structure with a thin barrier layer of SiON ͑Refs. 11 and 12͒ and Al 2 O 3 ͑Ref. 13͒ between HfO 2 (ZrO 2 ) and a Si substrate is advantageous for the suppression of this interfacial layer.
In this study, we investigate the growth of ultrathin ZrO 2 by the alternate supply of ZTB and H 2 O in detail to find the process window of ALD. We added the examination of the dependence of the growth properties on substrate temperature and on ZTB pressure and discuss the growth mechanism. Also, we compared the electrical properties of ALD ZrO 2 with those of a stack structure of ALD ZrO 2 with ALD Si-nitride barrier layer, clarifying the advantages of the stack structure. 14, 15 The physical thickness (T phy ) of the barrier ALD Si nitride was about 0.5 nm after two deposition cycles. When the diode structures were formed for electrical measurements, the exposure times of ZTB and H 2 O were both 60 s at 0.04 kPa ͑ZTB͒ and 0.7 kPa (H 2 O) vapor pressures. Here, 15 deposition cycles were used. The Al electrode was then deposited by sputtering using a hard mask with several circular openings 2 mm in diameter ͑area of 3.1 ϫ10 Ϫ2 cm 2 ). Microstructure and film thickness were measured with TEM ͑Hitachi HF-2100 field emission TEM operating at 200 keV͒. Film thickness was also measured by ellipsometry. Surface roughness was evaluated by atomic force microscopy ͑AFM͒, and the electrical properties were characterized with an HP 4284 inductance-capacitance-resistance meter and an HP 4156B semiconductor parameter analyzer. Figure 1 shows the self-limiting properties of ZrO 2 film growth with ZTB exposure time ͑10-180 s͒ for various ZTB vapor pressures. The vapor pressure of H 2 O was fixed to 0.7 kPa over five deposition cycles. The thickness of each of the deposited ZrO 2 films tends to saturate at ZTB exposure times longer than 60 s. At ZTB vapor pressures from 0.01 kPa to 0.04 kPa, ZrO 2 film growth exhibited similar properties, also suggesting the self-limiting properties of ZrO 2 film growth with ZTB vapor pressure. The film thickness was measured by ellipsometry, assuming the ZrO 2 refractive index was 2.05. 4 Figure 2͑a͒ is a plot of the deposited ZrO 2 film thickness as a function of ZTB vapor pressure. A saturated film thickness of 2.5-2.8 nm is achieved with five deposition cycles. We can also see the self-limiting properties of film growth with H 2 O vapor pressure in Fig. 2͑b͒ . This indicates that there are rather large process windows for ALD in terms of the gas pressure. Figure 3 shows the dependence of ZrO 2 film thickness deposited on Si and ALD Si-nitride/Si on the number of deposition cycles for different ZTB vapor pressures. The film thickness of ZrO 2 on a Si substrate is in a single linear relation with the number of deposition cycles even in different ZTB vapor pressures ranging from 0.01 kPa to 0.04 kPa. In the ZTB vapor pressure range, the film growth rates obtained from the slope of linear lines, using a least-squares program for each vapor pressure, are almost the same and are estimated to be 0.22Ϯ0.02 nm/cycle. One monolayer of amorphous ZrO 2 film thickness is considered to be about 0.2-0.3 nm since the ZruO bond distance obtained from the ionic radius is 0.22 nm. 22, 23 This value is consistent with the ZrO 2 growth rate obtained in our experiments, which indicates that layer-by-layer growth of ZrO 2 takes place in our experiments. Also, there is almost the same offset thickness of about 1.5 nm for different ZTB pressures without a Si-nitride barrier structure, which is considered to be due to the presence of an interfacial SiO x layer between ZrO 2 and the Si substrate. An interfacial layer with almost the same film thickness ͑about 1.2 nm͒ was previously reported by TEM measurements. 21 On the other hand, the film thickness of the ZrO 2 deposited on the ALD Si nitride also shows a linear relation with the number of deposition cycles. An almost identical deposition rate of 0.23 nm/cycle to that for the ZrO 2 deposited on a Si substrate is obtained from the slope of the linear line, using a least-squares program. The offset thickness of 0.6 nm is obtained from the linear line, which coincides well with the film thickness of the deposited ALD Si nitride measured by TEM. This suggests that the growth of the interfacial SiO x layer was suppressed in this stack structure. Figure 4 shows the dependence of deposited ZrO 2 film thickness and the surface roughness (R a ) on T sub in a temperature range from 75 to 400°C. There are at least three different growth modes as indicated by the three regions ͑I-III͒. From 175 to 250°C, the deposited film thickness is almost the same with an average value of 3.0 nm. Within this temperature range, the self-limiting properties indicate that ZrO 2 grows layer by layer. However, ZrO 2 film thickness increases rapidly with decreasing temperature below 100°C, which is considered to be due to the excess gas adhesion of ZTB. The thickness also increases rapidly with increasing temperature above 350°C, which is considered to be due to the excess thermal decomposition of ZTB. Discussion of the surface roughness will be given later.
III. RESULTS AND DISCUSSION
One of the possible mechanisms of self-limiting properties is as follows. When the OH terminated surface is exposed to ZTB ambient, the following reaction occurs: 20, 24 Zr͑OH͒*ϩZr͓OC͑CH 3 
͑1͒
Here,* means the top surface condition. This reaction automatically stops when all the OH groups on the surface react with ZTB, leading to a self-limiting property ͑Fig. 1͒. On the other hand, during the subsequent H 2 O exposure, the following reaction occurs:
͑2͒
This reaction also automatically stops when all the OC(CH 3 ) 3 groups on the surface react with H 2 O, again leading to a self-limiting property ͑Fig. 2͒. However, further investigations are necessary to clarify the details of the selflimiting mechanisms including the effect of surface migration of the precursors or of the steric hindrance. Fig. 4 . R a at a T sub of 200°C is the smallest.
The dependence of R a on T sub is summarized in Fig. 4 . The surface roughness around 200°C is minimized in the measured temperature region. The surface roughness increases rapidly with decreasing temperature below 150°C. The R a value also increases rapidly above 350°C. The overall temperature dependence of R a is qualitatively similar to that of the film thickness as seen in Fig. 4 . The difference in R a with temperature may be due to the following reasons. As described previously, we consider that the deposition below 150°C is related to the excess gas adhesion of ZTB. Since the extent of surface migration of precursors is speculated to be small at these low temperatures, the R a values become large below 150°C because of inhomogeneous gas adhesion on the special adsorption site on the surface. On the other hand, the roughness above 350°C is thought to be due to the excess thermal decomposition of ZTB. Figure 6͑a͒ is a high-resolution cross-sectional TEM micrograph of the ALD ZrO 2 /ALD Si-nitride stack structure. ZrO 2 was deposited over five cycles by ALD. This sample was annealed at 850°C for 3 min in an N 2 ambient after annealing at 400°C for 5 min. We observed crystallized ZrO 2 in the 850°C annealed sample and this roughens the surface of the ZrO 2 . The thickness of the amorphous layer between ALD ZrO 2 and the Si substrate is about 0.5 nm, which is identical to the thickness derived from the intercept of Fig. 3 and is consistent with the film thickness of the deposited ALD Si nitride obtained from the deposition rate. 17 This suggests that the amorphous layer between ALD ZrO 2 and the Si substrate is presumably ALD Si nitride and the growth of the interfacial SiO x layer could be suppressed. The smooth interface observed between ALD ZrO 2 and the Si nitride layer is also noteworthy. Figure 6͑b͒ is a crosssectional TEM micrograph of the Al/ALD ZrO 2 /ALD Sinitride stack capacitor used for the electrical measurements. . ͑a͒ Three minutes of 850°C annealing followed annealing at 400°C for 5 min after ALD ZrO 2 was deposited. ͑b͒ 400°C annealing was only added for 5 min after ALD ZrO 2 was deposited.
The total T phy value of the stack dielectrics is 4.7 nm. In the conventional complementary metal-oxide-semiconductor ͑CMOS͒ process, high thermal budgets are required after the formation of gate dielectrics for activation annealing of the polycrystalline Si gate and the source/drain region. Therefore, thermal stability of ALD Si nitride has been examined for ALD Si-nitride/SiO 2 stack dielectrics. 15 They were proven to be stable at 800°C for 30 min in a vacuum. Also, p-channel MOS capacitors with the stack dielectrics with 1000°C activation annealing has suppressed boron penetration into the dielectrics, which is due to the existence of the ALD Si nitride on the SiO 2 .
14, 15 In addition, n-channel MOS capacitors with ALD Si nitride with 900°C activation annealing showed excellent reliability. 18 From these results, we consider that the ALD Si nitride in this study also has a good thermal stability. Figure 7 shows the capacitance-gate voltage (C -V g ) curves of ALD ZrO 2 and ALD ZrO 2 /ALD Si-nitride capacitors measured at 20 kHz. The ALD ZrO 2 was deposited at 15 cycles and the ALD Si nitride was deposited at two cycles. The small hysteresis (⌬V FB ϭ50 mV) observed in the C -V g curves is considered to be due to charge trapping in ZrO 2 and/or near the ZrO 2 /Si-nitride interface. In addition, the damage induced during Al sputtering for the electrode formation might be a possible reason as postmetallization annealing was not carried out after sputtering. The EOT is estimated to be 1.6 nm for both types of capacitors from the accumulation capacitance. The T phy value of ALD ZrO 2 including the interfacial SiO x in an ALD ZrO 2 capacitor was 4.3 nm observed by TEM. Taking this T phy value into account, the r value is 10.5. Compared against the theoretical C -V g curve ͑broken curve͒, the interface trap density D it is estimated to be about 10-4ϫ10 12 cm Ϫ2 eV Ϫ1 between 0.2 and 0.45 eV above the valence-band edge. Also, the density of positive fixed charge is estimated to be 1.3ϫ10 13 cm
Ϫ2
from a flat-band voltage shift ͑Ϫ0.9 V͒ with respect to the theoretical curve. However, for the ALD ZrO 2 /ALD Sinitride capacitor, the T phy of ALD ZrO 2 /ALD Si-nitride was 4.7 nm observed by TEM as previously mentioned and the overall r of the film is estimated to be 11.5. From the same analysis above, D it is estimated to be about 5 -4 ϫ10 12 cm Ϫ2 eV Ϫ1 between 0.1 and 0.3 eV above the valence-band edge. Also, the density of positive fixed charge is estimated to be 5ϫ10 12 cm Ϫ2 from a flat-band voltage shift ͑Ϫ0.4 V͒ with respect to the theoretical curve. Thus, it is evident that the incorporation of an extremely thin (T phy ϭ0.5 nm) ALD Si-nitride barrier layer has greatly reduced the fixed charge and interface trap densities while causing an increase in the dielectric constant.
We investigated the current transport mechanism in both dielectrics ͑Fig. 8͒ by plotting the current density as a function of dielectric field (J g versus E di ). The dielectric field was obtained by dividing the dielectric voltage (V di ) by the physical thickness (E di ϭV di /T phy ). The value of V di was derived from the space charge in Si (Q sc ) and C di . Here, C di stands for dielectric capacitance. The space charge was calculated as a function of surface potential ( s ) and V di was obtained from the expression, V di ϭV g ϪV FB Ϫ s , where V FB is the flat-band voltage. Figure 8 shows the J g -E di characteristics of ALD ZrO 2 and ALD ZrO 2 /ALD Si-nitride capacitors whose C -V g curves are in Fig. 7 . We found that the leakage current density of ALD ZrO 2 with an ALD Si-nitride barrier layer is smaller than that of ALD ZrO 2 without an ALD Si-nitride barrier layer by about one order of magnitude. It is obvious that the leakage current is suppressed by the ALD Si-nitride barrier layer.
An electron is thought to be the main carrier in the dielectrics due to the following reason. For the samples shown in Fig. 8, electrons the Al electrode and ZrO 2 is estimated to be about 1.4 eV since the metal work function of Al was reported to be 4.2 eV ͑Ref. 25͒ and the electron affinity of ZrO 2 was reported to be 2.8 eV ͑Ref. 26͒ from photoemission study. On the other hand, the barrier height for the holes between ZrO 2 and the Si substrate was reported to be 3.35 eV from photoemission study. 26 Consequently, electron injection from the Al gate dominates the current due to the smaller barrier height.
Direct tunnel currents for electrons calculated using the Wentzel-Kramers-Brillouin ͑WKB͒ approximation 27 are shown in Fig. 8 ͑open circles and squares͒. An effective mass used in the calculation is 0.12 times the free electron mass (m 0 ). For ALD ZrO 2 without an ALD Si-nitride barrier layer, the J g -E di characteristics ͑open circles͒ fit well to the experimental one ͑solid circles in Fig. 8͒ assuming the barrier height of 1.4 eV described previously. In the calculation, we used the physical thickness of 4.3 nm, which was obtained by the TEM measurement. The effective electron mass used is consistent with the reported value of 0.1 m 0 for high-k dielectrics. 28 On the other hand, for ALD ZrO 2 with an ALD Sinitride barrier layer, the J g -E di ͑open squares͒ characteristics fit well to the experimental one ͑solid squares in Fig. 8͒ assuming the barrier height of 1.55 eV. Here, the effective electron mass was assumed to be the same as that of ALD ZrO 2 without the barrier layer and the physical thickness of 4.7 nm from the TEM result was used. In order to simplify the calculation, we assumed that electrons tunnel through a single dielectric although the actual barrier structure is a stack dielectric. The slightly larger barrier height is considered to be due to the larger barrier height at the Si-nitride/Si interface than that at the ZrO 2 /Si interface. 18 From the above analyses, it is concluded that the main conduction mechanism is electron direct tunneling. However, the experimentally obtained current density is larger than that calculated result in the low E di region ͑Ͻ0.2 MV/cm͒ for both dielectrics. This may be an effect of the interface or bulk traps, which may cause a trap-assisted tunneling, 29 because at the low E di electrons directly tunnel to the states in the Si band gap. It is reasonable that the main conduction mechanism is direct tunneling for both dielectrics. And the current suppression in ALD ZrO 2 with the ALD Si-nitride barrier layer, is due to an increase in T phy , maintaining the same EOT value compared to ALD ZrO 2 without the barrier layer.
IV. CONCLUSION
We characterized the growth and electrical features of an ALD ZrO 2 /ALD Si-nitride stack structure by comparing them with those of the ALD ZrO 2 dielectrics. MOS capacitors with these dielectrics were fabricated under optimal process conditions with an EOT of ϳ1.6 nm. TEM observation revealed that the inclusion of an ALD Si-nitride barrier layer suppressed the formation of an SiO x interfacial layer which is prominent in ALD ZrO 2 dielectrics. C -V characteristics exhibited a remarkable reduction in fixed charge and interface trap density in ALD ZrO 2 /ALD Si-nitride stack dielectrics compared to ALD ZrO 2 dielectrics. In the stack dielectrics, J g -E di characteristics indicated reduced leakage current by about one order of magnitude. The current conduction mechanism is identified as direct tunneling of electrons except at a very low E di ͑Ͻ0.2 MV/cm͒. In the low E di region, the interface and bulk traps may affect the conduction mechanism. The ALD ZrO 2 /ALD Si-nitride stack structure has a great deal of potential in the ultrathin gate dielectrics of sub-0.1-m CMOS devices, because it completely suppresses the interfacial SiO x layer, controls thickness extremely uniformly in the ultrathin region, and has low leakage characteristics.
